

PAGE	TITLE
------	-------

PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A
09	DDRIII CHANNEL B
10	RS880 HT-LINK I/F
11	RS880 PCIE I/F ,SWITCH
12	RS880 SYSTEM I/F
13	RS880 STRAPS ,SPMEM
14	RS880 POWER & GND
15	RTM880N-793
16	ATI SB850 PCIE/PCI/CPU/LPC
17	ATI SB850 ACPI/USB/GPIO/AUDIO
18	ATI SB850 SATA/SPI/IDE/HWM
19	ATI SB850 POWER & GND
20	PCI EXPRESS x16 ,x1
21	PCI SLOT 1, 2
22	RGB CONNECTOR
23	FDD ,HDMI ,DVI Connector
24	COM/F_USB/I_PWR
25	ALC889


[illegible]

			
Title			
<h2>COVER SHEET</h2>			
Size	Document Number		Rev
Custom	GA-890GPA-UD3H		3.1
Date:	Tuesday, February 08, 2011	Sheet 1 of 38	

P-Code: U98137-0

[illegible][illegible]


RS880 CUSTOMER DESKTOP REFERENCE DESIGN



GIGABYTE™

Title BLOCK DIAGRAM			
Size Custom	Document Number GA-890GPA-UD3H	Rev 3.1	
Date: Tuesday, February 08, 2011	Sheet 3	of 38	

L0_CADIN_L[0..15] < L0_CADIN_L[0..15] 10
 L0_CADIN_H[0..15] < L0_CADIN_H[0..15] 10
 L0_CADOUT_L[0..15] < L0_CADOUT_L[0..15] 10
 L0_CADOUT_H[0..15] < L0_CADOUT_H[0..15] 10




CPU_VDD_RUN = VCORE
 CPU_VDDA_RUN = VDDA25
 VLDT_RUN = VCC12_HT
 CPU_VDDIO_SUS = DDR15V
 CPU_VDDR = CPU_VDDR12


VLDT_A = VCC12_HT
 VLDT_B = HT12B

M2CPU


AM2RM/PP/BU/PB[12KRC-04K812-12R]



GIGABYTE™


Title			CPU HYPER TRANSPORT	
Size	Document Number	Rev		
Custom	GA-890GPA-UD3H	3.1		
Date:	Tuesday, February 08, 2011	Sheet	4	of 38



















GIGABYTE™

Title RS880 HT-LINK I/F		
Size B	Document Number GA-890GPA-UD3H	Rev 3.1
Date:	Tuesday, February 08, 2011	Sheet 10 of 38

Function	SEL
$xI \rightarrow xO$	L (X8)
$xI \rightarrow xOB$	H (X16)



PART 2 OF 6



PCIE I/F GFX

PCIE I/F GPP

PCIE I/F SB


PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)


RS880D/FCBGA528/A11/[10HB1-10S880-20R]



GIGABYTE™

Title	RS880 PCIE I/F Switch		
Size	Document Number	Rev	3.1
Custom	GA-890GPA-UD3H		
Date:	Tuesday, February 08, 2011	Sheet	11 of 38





RS740/RX780/RS780 STRAPS

Note: for RS780, change R232 to 150R as AUX_CAL, place close to pin C8

12 RS740_DFT_GPIO1 >> R272 150/4/1

Note: for RX780, R217 (RX780_DFT_GPIO1) to 3K accordingly

12.22 DAC_VSYNC << R276 3K/4/1 >> VCC3

Note: for RX780, change following pull-down resistor to 3K accordingly
R912 (RX780_DFT_GPIO5)

Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
RS740: pin DFT_GPIO1
RX780: pin DFT_GPIO1
RS780: pin SUS_STAT#

RS740/RX780/RS780: STRAP_DEBUG_BUS_GPIO_ENABLE

Enables the Test Debug Bus using GPIO and/or memory IO
1 : Disable (RS740/RS780); Enable (RX780)
0 : Enable (RS740/RS780); Disable(RX780)
RS740: pin DFT_GPIO5
RX780: pin DFT_GPIO5
RS780: pin VSYNC

RS740: STRAP_PCIE_SB/GPP_CFG[2:0] (Pins: RS740_DFT_GPIO[4:2])

These pin straps are used to configure PCI-E GPP mode.
111: register defined (register default to Config E) default
110: 4-0-0-0-0 Config A
101: 4-4-0-0-0 Config B
100: 4-2-2-0-0 Config C
011: 4-2-1-1-0 Config D
010: 4-1-1-1-1 Config E
others: register defined (default to Config E)

RX780: STRAP_PCIE_GPP_CFG[2:0] (Pins: RX780_DFT_GPIO[4:2])

111: 1-1-1-1-1 Mode L default
110: 1-1-1-1-1 Mode L
101: 2-0-2-0-2-0 Mode C2
100: 2-0-2-0-1-1 Mode K
011: 2-0-1-1-1-1 Mode E
010: 1-1-1-1-1 Mode L
001: 4-0-0-0-1-1 Mode C
000: 4-0-0-0-2-0 Mode B

RS780: STRAP_PCIE_GPP_CFG[2:0] (configure thru register setting)


1-1-1-1-1 Mode L default
1-1-1-1-1 Mode L
2-0-2-0-2-0 Mode C2
2-0-2-0-1-1 Mode K
2-0-1-1-1-1 Mode E
1-1-1-1-1 Mode L
4-0-0-0-1-1 Mode C
4-0-0-0-2-0 Mode B

RS740/RX780/RS780: SIDE-PORT MEMORY ENABLE

Enables Side port memory
1. Disable (RS740/RS780)
0 : Enable (RS740/RS780)
RS740: pin DFT_GPIO0
RS780: pin HSYNC
RX780: Not Applicable

RX780/RS780: STRAP_DEBUG_BUS_PCIE_ENABLE


Enables Test debug bus using PCIE bus
1. Disable (can be enabled thru nbcfg register)
0 : Enable
RX780: pin DFT_GPIO0
RS780: configurable thru register setting only
RS740: Not supported




GIGABYTE™

Title			
RS880 STRAPS ,SPMEM			
Size	Document Number	Rev	
Custom	GA-890GPA-UD3H	3.1	
Date:	Tuesday, February 08, 2011	Sheet	13 of 38

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLT18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLT33	+3.3V	NC	NC



Please use 1mm pad size,
place all ELT test pads
on bottom side only



NB CLOCK INPUT TABLE


NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF

* the GFX_REFCLK input is required for all cases



- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

Place R800/801 less than 500 mils away from U800
R851 less than 100 mils away from R800/801
route CPU clock as 100ohm differential pair



GIGABYTE™

File

ICS9LPRS477

Size

Document Number

Custom

GA-890GPA-UD3H

Rev

3.1

Date:

Tuesday, February 08, 2011

Sheet

15


of

38




PLACE THESE PCIE AC COUPLING CAPS CLOSE TO SB850

S.B HEATSINK




SB_HS_12SP2-030030-51R_12SP2-030030-52R_12SP2-030030-53R



PCI EXPRESS INTERFACES

PCI INTERFACE

CLOCK GENERATOR




CLOCK GENERATOR

CLOCK GENERATOR

CLOCK GENERATOR

CLOCK GENERATOR



CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL






NOT ADD ICT FOR RTCVDD PIN

GIGABYTE

ATI SB850 PCIE/PCI/CPU/LPC


Size Custom Document Number GA-890GPA-UD3H Rev 3.1

Date: Tuesday, February 08, 2011 Sheet 16 of 38



USB11	FRONT PANEL
USB10	FRONT PANEL
USB9	FRONT PANEL
USB8	FRONT PANEL
USB7	FRONT PANEL
USB6	FRONT PANEL
USB5	FRONT PANEL
USB4	FRONT PANEL
USB3	REAR PANEL
USB2	REAR PANEL
USB1	REAR PANEL
USB0	REAR PANEL

either HWM inputs or PWR_GD signals
can be used for power-up sequencer



IMC_GPIO200 IMC_GPIO199


ROM TYPE:




H, H = Reserved

H, L = SPI ROM **DEFAULT**

L, H = LPC ROM

L, L = FWH ROM






PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF U600

NOTE:


R650 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK




PLACE SATA AC COUPLING
CAPS CLOSE TO SB850




GIGABYTE™			
Title ATI SB850 POWER & GND			
Size	Document Number		Rev
Custom	GA-890GPA-UD3H		3.1
Date:	Tuesday, February 08, 2011	Sheet	19 of 38


















PCI SLOT 1,2














	ALC892R	ALC889	ALC889A	ALC888	ALC892
CR16	X	X	O	X	X
CR24	X	X	O	X	X
CR25	X	O	O	O	X
CBC42	10uF/X5R	X	X	X	10uF/X5R
CR2	20K/1%	20K/1%	20K/0.1%	20K/1%	20K/1%
CR9	O	O	X	X	O
CR10	X	X	O	O	X
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	10uF /X5R	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR27/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	66 ohm or lower	75 ohm	75 ohm	75 ohm
CR33/CD1/CD2/CD3/CQ4/ CBC25	O	O	O	O	X
CR34/CR66/CBC43/CD4	X	X	X	X	O




SPDIF

LINE OUT
FRONT OUT


LINE-IN




MIC




SURROUND




CEN/LFE




SURR BACK





CD IN



For Audio precision test








USB_1394_ESATA

A3RJ/13P/B/[11NR6-403006-01_11NR6-403006-02]
3RJ+15P/[11NR6-403004-11]A3RJ/13P/0BG/[11NR6-403006-71]
3RJ+15P/[11NR6-403004-31]





GIGABYTE™

Title		
AUDIO JACK		
Size	Document Number	Rev
Custom	GA-890GPA-UD3H	3.1
Date:	Tuesday, February 08, 2011	Sheet 26 of 38





INTEL FRONT PANEL



GIGABYTE™			
Title ATX, FRONT PANEL ,EC			
Size	Document Number	Rev	
Custom	GA-890GPA-UD3H	3.1	
Date:	Tuesday, February 08, 2011	Sheet	29 of 38

AM2: high, AM2R2: low


31 CPUVDD_EN DR58 0.4/SHTX 6323 EN

* DR1 300/4
VID1





PWROK (SVI)
Low: "metal VID"
High: running protocol

EN rising edge:
Hi: FVI mode
Low: SVI mode


Pin 34 Input, Pin 37 Output



BOTTOM PAD CONNECT TO GND THROUGH 8 VIA




GIGABYTE™			
VCORE (PWM ISL6324A+6612A)			
File	Document Number	Rev	3.1
Size	GA-890GA-JD3H		
C			
Date	Tuesday, February 08, 2011	Sheet	30 of 38



GIGABYTE™


Title	POWER SEQUENCE ,VCC18 ,EUP
-------	----------------------------

Size Custom	Document Number GA-890GPA-UD3H	Rev 3.1
Date: Tuesday, February 08, 2011	Sheet 31 of 38	










$$0.6 \times (1 + 2K/1.69K) = 1.3V$$




1.3V for RS880D (890GX)










$$0.6 \times (1 + 2K/2K) = 1.20V$$








```
RTL8101E :L1+L10-->AVDD18+0.1U(BIOS DISABLE MDI-X FUNCTION)
1G :USB+LAN/1G/GO,Y/OS/RA/D/1
100M:USB+LAN/100/GO,Y/OS/RA/D/1
```







GIGABYTE

Title		TI TSB43AB23 1394A	
Size	Document Number	GA-890GPA-UD3H	
Customer		Rev 3.1	
Date:	Tuesday, February 08, 2011	Sheet	35 of 38



X8_EXP_A_TXP8..15] >>> X8_EXP_A_TXP8..15] 11
 X8_EXP_A_TXN8..15] >>> X8_EXP_A_TXN8..15] 11
 X8_EXP_A_RXP8..15] >>> X8_EXP_A_RXP8..15] 11
 X8_EXP_A_RXN8..15] >>> X8_EXP_A_RXN8..15] 11

X8_EXP_A_TXP8	C1683	0.1u4/X7R/16V/K	X8_EXP_A_TXP8C
X8_EXP_A_TXN8	C1688	0.1u4/X7R/16V/K	X8_EXP_A_TXN8C
X8_EXP_A_TXP9	C1685	0.1u4/X7R/16V/K	X8_EXP_A_TXP9C
X8_EXP_A_TXN9	C1687	0.1u4/X7R/16V/K	X8_EXP_A_TXN9C
X8_EXP_A_TXP10	C1682	0.1u4/X7R/16V/K	X8_EXP_A_TXP10C
X8_EXP_A_TXN10	C1678	0.1u4/X7R/16V/K	X8_EXP_A_TXN10C
X8_EXP_A_TXP11	C1684	0.1u4/X7R/16V/K	X8_EXP_A_TXP11C
X8_EXP_A_TXN11	C1680	0.1u4/X7R/16V/K	X8_EXP_A_TXN11C
X8_EXP_A_TXP12	C1681	0.1u4/X7R/16V/K	X8_EXP_A_TXP12C
X8_EXP_A_TXN12	C1686	0.1u4/X7R/16V/K	X8_EXP_A_TXN12C
X8_EXP_A_TXP13	C1679	0.1u4/X7R/16V/K	X8_EXP_A_TXP13C
X8_EXP_A_TXN13	C1690	0.1u4/X7R/16V/K	X8_EXP_A_TXN13C
X8_EXP_A_TXP14	C1693	0.1u4/X7R/16V/K	X8_EXP_A_TXP14C
X8_EXP_A_TXN14	C1691	0.1u4/X7R/16V/K	X8_EXP_A_TXN14C
X8_EXP_A_TXP15	C1689	0.1u4/X7R/16V/K	X8_EXP_A_TXP15C
X8_EXP_A_TXN15	C1692	0.1u4/X7R/16V/K	X8_EXP_A_TXN15C













GIGABYTE™

PCI_E x8, PCI_E x1 SLOT 2,3









Title: **PCI_E x8, PCI_E x1 SLOT 2,3**
 Size: Custom
 Document Number: **GA-890GPA-UD3H**
 Date: Tuesday, February 08, 2011
 Sheet: 36 of 38
 Rev: **3.1**



3.3V to 1.8V Voltage Regulator



www.kimxunwei.com 400-800-9990



BH2*20K20WH/SHN2.54/A/PA46

JMB363

Size: Custom

Date: Tuesday, February 08, 2011

Document Number: **GA-890GPA-UD3H**

Rev: **3.1**

Sheet: 38 of 38